Abstract. This paper introduces a method to generate efficient vectorized implementations of small stride permutations using only vector load and vector shuffle instructions. These permutations are crucial for highperformance numerical kernels including the fast Fourier transform. Our generator takes as input only the specification of the target platform's SIMD vector ISA and the desired permutation. The basic idea underlying our generator is to model vector instructions as matrices and sequences of vector instructions as matrix formulas using the Kronecker product formalism. We design a rewriting system and a search mechanism that applies matrix identities to generate those matrix formulas that have vector structure and minimize a cost measure that we define. The formula is then translated into the actual vector program for the specified permutation. For three important classes of permutations, we show that our method yields a solution with the minimal number of vector shuffles. Inserting into a fast Fourier transform yields a significant speedup.
Introduction
Most current instruction set architectures (ISAs) or ISA extensions contain single instruction multiple data (SIMD) vector instructions. These instructions operate in parallel on subwords of a large vector register (typically 64-bit or 128-bit wide). Typically SIMD vector ISA extensions support 2-way-16-way vectors of floating-point or integer type. The most prominent example is Intel's SSE family.
From a software development point of view the most challenging difference across vector extensions is their widely varying capability in reorganizing data with in-register shuffle instructions. To obtain highest performance it is crucial to limit memory accesses to transfers of entire vectors and to perform any data reordering within the register file, ideally using the minimal number of shuffle instructions. Unfortunately, the optimal solution is difficult to find and depends on the target architecture.
The above optimizations are most relevant for highly optimized numerical kernels where the slowdown suffered from "useless" instructions can be punishing. For instance, on a Core2 Duo loading an aligned unit-stride 16-way vector of This work was supported by NSF through awards 0234293, 0325687, and by DARPA through the Department of Interior grant NBCH1050009.
8-bit elements costs one vector load, while gathering the same data at a stride costs at least 24 instructions, some of them particularly expensive. However, finding a short instruction sequence that reorganizes data in-register in a desired way is akin to solving puzzles.
Contribution.
In this paper we automatically generate vector programs for an important class of permutations called stride permutations or matrix transpositions, given only the specification of the permutation and the specification of the target vector instruction set architecture (ISA).
rewriting + search vector ISA vector program permutation
The basic idea is that we model both instructions and permutations as matrices, and instruction sequences as matrix formulas using the Kronecker product formalism [1] . We design a rewriting system that applies matrix identities to generate, using a dynamic programming backtracking search, vectorized matrix formulas that minimize a cost measure that we define. The formula is then translated into the actual vector program implementing the specified permutation. For 3 important classes of permutations, we show that our method yields a solution with the minimal number of vector shuffles. We also demonstrate a significant speedup when inserting the generated permutation into small unrolled fast Fourier transform (FFT) kernels generated by Spiral [2] .
Related Work. The motivation of this work arose from generating optimized programs for the discrete Fourier transform (DFT) in Spiral [2] . Spiral automates the entire code generation and optimization process, including vectorization [3, 4] , but, for FFTs, relies on three classes of in-register permutations [3] . These had to be implemented by hand for each vector extension. This paper closes the loop by generating these basic blocks for complete automatic porting across vector extensions. While our method is domain specific, it could in principle be applied to optimize vectorization of strided data access in a general purpose compiler, in an application similar to the approach in [5] .
Reference [6] served as inspiration for our approach. Reference [7] derives the number of block transfers and [8] an optimal algorithm for transpositions on multi-level memories. Both index computation time and I/O time are considered in [9] , and [10] optimizes matrix transpositions using a combination of analytical and empirical approaches. In contrast to prior work, we generate vectorized programs for small stride permutations that are optimized specifically for the peculiarities of current SIMD extensions.
General compiler vectorization techniques such as loop vectorization [11] or extraction of instruction-level parallelism and data reorganization optimization [12, 5] operate on input programs while we generate programs for a very specific functionality using a declarative language and rewriting.
Background
We briefly overview SIMD vector instructions and introduce our mathematical framework to describe, manipulate, and vectorize stride permutations.
Vector SIMD Extensions
Most current general purpose and DSP architectures include short vector SIMD (single instruction, multiple data) extensions. For instance, Intel and AMD defined over the years MMX, Wireless MMX, SSE, SSE2, SSE3, SSSE, SSE4, SSE5, 3DNow!, Extended 3DNow!, and 3DNow! Professional as x86 SIMD vector extensions. On the PowerPC side AltiVec, VMX, the Cell SPU, and BlueGene/L's custom floating-point unit define vector extensions. Additional extensions are defined by PA-RISC, MIPS, Itanium, XScale, and many VLIW DSP processors.
Common to all vector extensions are stringent memory transfer restrictions. Only naturally aligned vectors can be loaded and stored with highest efficiency. Accessing unaligned or strided data can be extremely costly. For performance this requires that data be reordered (shuffled) inside the register file, using vector shuffle instructions. However, the available vector shuffle instructions vastly differ across SIMD extensions.
We mainly base our discussion on Intel's SSE2 extension, which defines six 128-bit modes: 4-way single-precision and 2-way double-precision vectors, and 2-way 64-bit, 4-way 32-bit, 8-way 16-bit, and 16-way 8-bit integer vectors. We denote the vector length of a SIMD extension mode with ν.
C intrinsic interface.
Compilers extend the C language with vector data types and intrinsic functions for vector instructions. This way, the programmer can perform vectorization and instruction selection while register allocation and instruction scheduling are left to the C compiler. We use the C extension defined by the Intel C++ compiler (also supported by Microsoft Visual Studio and the GNU C compiler).
SSE2 vector shuffle instructions.
Intel's SSE2 extension provides one of the richest sets of vector shuffle instructions among the currently available SIMD extensions. Table 1 summarizes the instructions native to SSE2's 6 modes.
For example, _mm_shuffle_pd is a parameterized binary shuffle instruction for the 2-way 64-bit floating-point mode. It shuffles the entries of its two operand vectors according to a compile time constant (a 2-bit integer). _mm_unpacklo_ps is a 4-way 32-bit floating-point shuffle instruction that interleaves the lower halves of its two operands.
We observe some intricacies of the SSE2 instruction set that considerably complicate its usability in general and the vectorization of permutations in particular: 1) The floating-point modes of SSE2 extend SSE while the integer modes extend MMX. This leads to inconsistencies among the available operations and naming conventions.
2) The parameterized shuffle instructions like _mm_shuffle_ps are not as general as in AltiVec. 3) Integer vector instructions for coarser granularity (for instance, 4-way 32-bit) can be used with vectors of finer granularity (for instance, 8-way 16-bit and 16-way 8-bit).
Gather vs. vectorized permutation. Data permutations can be implemented in two ways:
-using vector shuffle instructions, or -using gather/scatter operations that load/store ν scalars from/to noncontiguous memory locations.
The goal of this paper is to generate fast implementations of the former and evaluate against the latter. We focus on small permutations where no cache effects are visible. Vector shuffle operations increase the instruction count without doing "useful" computation and may be executed on the same execution units as vector arithmetic operations. However, once loaded, data stays in the register file provided no spilling is necessary. Conversely, implementing vector gathers and scatters can become costly: On SSE2, 2, 7, 16, and 24 instructions are needed per gather/scatter for 2-way, 4-way, 8-way, and 16-way vectors, respectively. On the Cell SPU it is even more costly, even though scalar loads are supported.
Mathematical Background
We introduce the mathematical formalism used in this paper. For more details, we refer the reader to [1, 2, 6] . All vectors in this paper are column vectors.
Direct sum of vectors. The direct sum x ⊕ y ∈ R m+n of two vectors x ∈ R m and y ∈ R n is the concatenation of their elements.
Permutations and permutation matrices. The goal of this paper is to generate vectorized data permutations. We represent permutations as permutation matrices P ∈ R n×n . We define two basic permutation matrices: the n × n identity matrix I n and the stride permutation matrix L mn m , which permutes an input vector x of length mn as in
If x is viewed as an n × m matrix, stored in row-major order, then L mn m performs a transposition of this matrix. Matrix operators. We need three matrix operators. The matrix product C = AB is defined as usual. The tensor (or Kronecker) product of matrices is defined by
In particular,
Finally, the stacking of two matrices A and B is defined in the obvious way:
Permutation matrix identities. Our approach uses factorization properties of stride permutation matrices. We summarize those that we use throughout this paper. Intuitively, these identities express performing a matrix transposition by two passes instead of using a single pass. They are including blocked matrix transposition. Identity matrices can be split into tensor products of identity matrices if their sizes are composite numbers, I mn = I m ⊗ I n . Further, we use four factorizations of stride permutations: Translating matrix expressions into programs. Matrix formulas, constructed using the above formalism, can be recursively translated into standard scalar programs by applying the translation rules in Table 2 [13].
Vector Programs and Matrix Expressions
In this section we explain how we model vector instructions as matrices, sequences of vector instructions as matrix expressions, and how these are translated into programs.
Modeling Vector Shuffle Instructions as Matrices
We consider only unary and binary vector shuffle instructions. (AltiVec's vec_perm is a three-operand instruction but the third operand is a parameter.) The basic idea is to view each such instruction, when applied to its input vector(s), as a matrix-vector product. The matrix becomes a declarative representation of the instruction. As an example, consider the instruction _mm_unpacklo_ps, which performs the operation (see Table 1 ).
T , this shuffle becomes the the matrix-vector product
Hence, the instruction _mm_unpacklo_ps is represented by the matrix M 4 mm unpacklo ps . The subscript indicates the instruction and the superscript the vector length ν.
Unary and binary instructions. In general, for a ν-way mode, unary instructions are represented as ν ×ν matrices and binary instructions as ν ×2ν matrices. Further, each binary instruction induces a unary instruction by setting both of its inputs to the same value. The exact form of these matrices follow directly from Table 1 .
Polymorphic instructions. Some instructions can be used with multiple data types, which produces different associated matrices. For example, in 2-way 64-bit integer mode and 4-way 32-bit integer mode, _mm_unpacklo_epi64 is respectively represented by
_mm_unpacklo_epi64 can also be used in 8-way 16-bit and 16-way 8-bit integer mode as well as in 2-way 64-bit and 4-way 32-bit floating-point mode.
Parameterized instructions. We treat parameterized instructions as one instruction instance per possible parameter value. For instance, _mm_shuffle_ps is parameterized by four 2-bit constants, leading to 256 instruction instances. We assume that all parameters are fixed at compile time, even if the instruction set does support variable parameters (as AltiVec's vec_perm).
Building matrices from ISA definition. Our system generates the matrices for the given instruction set automatically. To do this, we first collect the instruction description from ISA and compiler manuals and basically copy them verbatim into a database. Each instruction is represented by a record including the vector length ν, the semantics function that takes up to three lists (two input vectors and one parameter vector) and produces a list, and the parameters list that contains all possible parameter values. Unary instructions ignore the second input and unparameterized instructions ignore the third input. For instance, _mm_shuffle_ps is represented by 
Translating Matrix Formulas into Vector Programs
In Table 2 , we summarized how matrix formulas are recursively translated into scalar code. To obtain vector programs for formulas representing permutations, we expand this table with three cases: instruction matrices, vector permutations, and half-vector permutations. Then we define the class of all formulas that we translate into vector programs and define a cost measure for these formulas.
Instruction matrices. If a matrix, such as M 4 mm unpacklo ps , corresponds to a vector instruction it is translated into this instruction.
Vector permutations. If a permutation is of the form P ⊗ I ν , P a permutation matrix, it permutes blocks of data of size ν. Hence, we translate P ⊗I ν into vector code by first translating P into scalar code, and then replacing the scalar data type to the corresponding vector data type.
For example, y = (L Then the scalar data type float is replaced by the vector data type __m128 to get the final program Half-vector permutation. Permutations P ⊗ I ν/2 are implemented using the same instructions i1 and i2 that implement, if possible, L 
Cost ISA,ν (P ⊗ I ν ) = 0, P permutation (7)
Cost ISA,ν
To minimize the instruction count c instr = 1 is chosen. Using values of c instr that depend on instr allows for fine-tuning of the instruction selection process when multiple solutions with minimal instruction count exist. For example, for SSE2 we set c instr = 1 for binary instructions and c instr = 0.9 to unary instructions. This slightly favors unary instructions which require one register less. Other refinements are possible.
Generating Vectorized Permutation Programs
Our goal is to generate efficient vector programs that implement stride permutations L nν k . The parameters of the stride permutation imply that we permute data that can be stored in an array of n SIMD vectors and that k | nν.
Problem statement. Input:
The permutation L nν k to be implemented, the vector length ν, and a list of vector instruction instances instr for the ISA considered and their associated costs c instr .
Output: A vectorized matrix formula for L nν k with minimized cost and the implementation of the formula.
Our algorithm for solving the problem uses a rewriting system that is used in tandem with a dynamic programming search using backtracking. For important cases the solution is proven optimal.
Rewriting Rule Set
We use a rewriting system [14] to recursively translate the given stride permutation L nν k into a vectorized matrix formula. In each rewriting step, the rewriting system finds one of the rules (12)-(22) and suitable parameters (a subset of k, , m, n, r, instr, i1, and i2) for that rule so that its left side matches a subformula in the current matrix formula. This matching subformula is then replaced by the right side of the rule. Note that there may be degrees of freedom, as the matching of the left side may, for instance, involve factorizing the integer kmn into three integers k, m, and n, or involve the picking of a suitable, non-unique instruction instr. Also, it is not guaranteed that one of the rules is applicable, which may lead to dead ends. However, Section 4.3 shows that under relatively weak conditions (that are met by most current vector extension modes) there exists a solution for any L nν k .
The best solution has no obvious closed form; we use a dynamic programming search with backtracking to find it. The remainder of this section discusses the rewriting rule set while Section 4.2 discusses the search.
Recursive rules. Rules (12)- (17) (4) and have the factorization kmn as degree of freedom. (17) extracts candidates for vector instruction matrices and may be followed by application of (20)-(22).
Base cases. Rules (18)- (22) 
The right-hand side of (18) can be implemented solely using vector assignments (see Section 3.2). (20)- (22), we perform a one-time initialization for each new vector architecture (instruction set and mode), and build a base case library that caches the instruction sequences that implement I ⊗ L mn m ⊗ I r for all values , m, n, and r with mnr ∈ {ν, 2ν} or stores that no such instruction(s) exist. We build this table in a five-step procedure.
-First we create the matrices associated with each instance of each instruction (for all modes and parameters). -Next we filter out all matrices that have more than one "1" per column, as these matrices cannot be used to build permutations. -To support (19), we search for a pair of binary instructions that implement L 
Dynamic Programming Search
The rule set (12)- (22) contains recursive and base rules with choices. We want to find a (not necessarily unique) vectorized matrix formula for L nν k with minimal cost. We use dynamic programming with backtracking, which finds the optimal solution within the space of possible solutions spanned by the rewriting rules.
Dynamic Programming (DP).
For a formula F , let E(F ) be the set of formulas that can be reached by applying one rewriting step using (12)-(22). Assume A ∈ E(F ) is not yet a vectorized matrix formula. We define X(A) as the optimal vectorized matrix formula, computed recursively together with its cost, or cost = ∞ is it does not exist. DP computes X(F ) as
All computed optimal costs and associated formulas are stored in a table. DP is started by evaluating Cost ISA,ν (X(L nν k )). Backtracking. Not all formulas I ⊗ L mn m ⊗ I r with mnr ∈ {ν, 2ν} can be necessarily translated into a vectorized matrix formula using (20)-(22). Thus, randomly picking elements A ∈ E(F ) during the rewriting process may not yield a vectorized matrix formula at termination; hence, DP needs to backtrack and in the worst case will generates all formulas that can be obtained using our rewriting rules.
Existence and optimality of the solution are discussed in Section 4.3.
Cycles in rewriting. (14) and (16) produce an infinite cycle. To avoid that problem, we actually run two DPs-once without (14) and once without (16)-and take the minimum value of both answers.
Runtime of algorithm. The generation of vectorized base cases consists of two components: one-time generation of the base case library, and a DP for each stride permutation to be generated.
-Base case library. For an instruction set extension mode with n instruction instances, O(n 2 ) matrix comparisons are required to build the base case library. On a current machine the actual runtime is a few seconds to minutes. 
Existence and Optimality
Since we model both permutations and instructions using matrices, we can use mathematics to answer existence and optimality questions. Specifically, we give conditions under which our rewriting system finds a solution, i.e., a vectorized matrix formula, at all.
Further, we show vectorized matrix formulas for L ν 2 ν generated for all modes of SSE2 and the Cell BE and establish their optimality. We also discuss the optimality of solutions for L 
Existence of solution.
Under the most general conditions, our algorithm does not necessarily return a solution. However, under relatively weak conditions imposed on the ISA, a solution can be guaranteed. The conditions are met by most current SIMD extensions. One notable exception is 16-way 8-bit integer in SSE2, for which the second condition does not hold. The proof explicitly constructs a (suboptimal) vectorized formula using rules (1)-(4). We omit the details.
Optimality of generated implementations. Floyd [7] derived the exact number of block transfers required to transpose an arbitrary matrix on a two-level memory where the small memory can hold two blocks. We can apply his theorem to our situation by identifying binary vector instructions with the two-element memory in his formulation. The number of block transfer operations then yields a lower bound on the number of binary vector instructions required to perform a stride permutation. Specifically, if C ν (P ) is the minimal number of vector shuffle instructions required to perform P , then
For example, for L ν 2 ν our method generates the following vectorized matrix formulas. On SSE2 and on Cell the corresponding instructions counts match the lower bounds on (24) for all modes and are hence optimal.
The formula for L [7] );t16 = _mm_unpackhi_epi16(X [6] , X [7] ); t17 = _mm_unpacklo_epi32(t3, t7); t18 = _mm_unpackhi_epi32(t3, t7); t19 = _mm_unpacklo_epi32(t4, t8); t20 = _mm_unpackhi_epi32(t4, t8); t21 = _mm_unpacklo_epi32(t11, t15); t22 = _mm_unpackhi_epi32(t11, t15); t23 = _mm_unpacklo_epi32(t12, t16); t24 = _mm_unpackhi_epi32 Further, L 2ν ν can be implemented optimally on all considered vector architectures using 2 binary vector instructions. However, L 2ν 2 cannot be implemented optimally on 8-way and 16-way SSE2 due to restrictions in the instruction set.
Experimental Results
We generated and evaluated vectorized permutations for a single core of a 2.66 GHz Intel Core2 Duo and one SPE of a 3.2 GHz IBM Cell BE processor. We used the Intel C++ compiler 9.1 for SSE and the GNU C compiler 4.1.1 for the Cell BE. The small sizes of the code generated by our approach makes it infeasible to compare our generated programs to any optimized matrix transposition library.
Implementation in Spiral.
We implemented our approach as part of Spiral [2] , a program generator that autonomously implements and optimizes DSP transforms. In particular, Spiral generates high performance vectorized DFT implementations [4] . These implementations require vectorized basic blocks for stride permutations L ν 2 ν , L 2ν 2 , and L 2ν ν , which were hand-supplied in [4] . Using the approach presented in this paper, we automate this last manual step to enable automatic porting to new vector architectures.
Stand-alone stride permutation. In the first experiment, we generated implementations for y = L ν 2 ν x for SSE2 2-way, 4way, 8-way, and 16-way, as well as one 4-way Cell SPU. We compare our generated vectorized shuffle-based implementation against the one based on vector gathers (see Section 2.1). The shuffle-based implementations require ν vector loads, ν vector stores, and ν log 2 ν shuffle operations. The gather-based implementations require ν vector gathers and ν vector stores. We measured the cycles required for the data to get permuted from L1 cache to L1 cache, measuring many iterations to compensate for the timing overhead and to get a throughput measure. Table 3 summarizes the results. In this setting, the shuffle-based implementation is much cheaper than the gather-based implementation. The reason is that sustained subword memory access is particularly costly on modern CPUs, which are optimized for wide words. Permutations within numerical kernels. In the second experiment we investigated the impact of our generated vectorized permutations versus vector gathers inside DFT kernels. For proper evaluation, we used Spiral-generated DFT kernels using the split complex format; these kernels are very fast (equal or better than FFTW 3.1.2 and Intel IPP 5.1) since they consist exclusively of vector arithmetic, vector memory access, and stride permutations L ν . Hence, the majority of vector instructions are arithmetic operations, but the number of vector shuffles and vector gathers still make up between 5% and 15% and between 15% to 50% of all instructions in their respective implementations. The overhead is largest for long vector lengths ν and small problem sizes n. Figure 1 shows the cycle counts of Spiral-generated FFT code in both cases. For 2-way double-precision SSE2 the difference is negligible. For 4-way singleprecision SSE2, the difference is up to 35%, due to a relative higher vector shuffle operations count and since expensive 4-way shuffle instructions are relatively more expensive. In the 8-way case these arguments become even more pronounced and the shuffle-based implementation is more than twice as fast as the gather-based implementation.
Conclusion
In this paper we show how to generate efficient vector programs for small stride permutations, which are important building blocks for numerical kernels. Even though this is a very specific class, we think we put forward an interesting approach that may have broader applicability. Namely, we have shown how to model vector instructions as matrices and then use matrix algebra for both generating and optimizing algorithm and implementation for the desired permutation and analyzing the quality of the result. On the practical side, our method enables us to quickly generate the building blocks that Spiral needs to generate FFTs for a given vector architecture. This enables us to port Spiral to new vector architectures without creative human effort.
